Anastasia Ailamaki will investigate the potentials of hardware/software co-design for efficient utilization of micro-architectural resources in collaboration with Huawei. Past research has shown that that DBMSs severely under-utilize their micro-architectural resources with more than 50% of the CPU cycles going for memory stalls and the number of retired instructions per cycle barely reaching one on machines that are able to retire four instructions per cycle. Pure software-level optimizations are not enough to fully exploit the micro-architectural resources. This under-utilization limits the performance of DBMSs and leads to poor energy efficiency. The goal of the project is to reconsider the design of OLTP systems by making the utilization of micro-architectural resources the highest priority so as to achieve high throughput, low latency, hardware utilization and better energy efficiency.
- New Research Leverages SMoTher, a Port-induced Side Channel March 18, 2019
- Carmela Troncoso Wins Google Honor March 11, 2019
- EPFL Quartet in Medium AI’s Influential List March 8, 2019
- EPFL Student Wins Best Paper Award at HPCA 2019 March 4, 2019
- New Research Meets FPGA Attacks Head On February 11, 2019