Baris Kasikci’s and his collaborators at Intel and Microsoft have made a splash in the world of software development! Software complexity is now a major concern not only due to the emergence of multicores a decade ago but also the slowdown in silicon efficiency pushing platforms and software to heterogeneity. Baris’ proposal, “failure sketching” is an automated debugging technique that provides developers with an explanation (i.e., a failure sketch) of the root cause of a failure that occurs in execution. These results, which appeared in the flagship conference USENIX in 2015, are getting integrated in software toolchains at Intel.
- EPFL Scientists Call for Ethical Framework to Govern Algorithms February 25, 2020
- EPFL at FPGA 2020 February 11, 2020
- James Larus appointed EPFL IRGC Academic Director February 3, 2020
- Alliance Announces the First Datacenter Efficiency Label January 24, 2020
- Tobias Kippenberg in “Who’s Who” List of Influential Researchers January 20, 2020